Reference-free CMOS Pipeline Analog-to-digital Converters / Michael Figueiredo, Joao Goes, Guiomar Evans.
Material type: TextPublisher: New York : Springer Verlag, 2013Description: xvi, 182 pages : illustrations ; 25 cmContent type:- text
- unmediated
- volume
- 1461434661
- 9781461434665
- Reference-free CMOS Pipeline Analogue-to-digital Converters
- 621.38159 23
- TK7887.6 .F54 2013
Item type | Current library | Call number | Copy number | Status | Date due | Barcode | |
---|---|---|---|---|---|---|---|
Book | City Campus City Campus Main Collection | 621.38159 REF (Browse shelf(Opens below)) | 1 | Available | A517448B |
Browsing City Campus shelves, Shelving location: City Campus Main Collection Close shelf browser (Hides shelf browser)
621.381548 NOR Introduction to instrumentation and measurements / | 621.3815483 HIC Oscilloscopes : how to use them, how they work / | 621.3815486 ATA Integrated frequency synthesis for convergent wireless solutions / | 621.38159 REF Reference-free CMOS Pipeline Analog-to-digital Converters / | 621.382 CAC Hacking exposed wireless : wireless security secrets & solutions / | 621.382 COU Digital and analog communication systems / | 621.382 CRC CRC handbook of modern telecommunications / |
General Overview of Pipeline Analog-to-Digital Converters -- Capacitor Mismatch-Insensitive Multiplying-DAC Topologies with Unity Feedback Factor -- Application of Circuit Enhancement Techniques to ADC Building Blocks -- Design of a 7-bit 1 GS/s CMOS Two-Way Interleaved Pipeline ADC -- Integrated Prototypes and Experimental Results.
"This book shows that digitally assisted analog-to-digital converters are not the only way to cope with poor analog performance caused by technology scaling. It describes various analog design techniques that enhance the area and power efficiency without employing any type of digital calibration circuitry. These techniques consist of self-biasing for PVT enhancement, inverter-based design for improved speed/power ratio, gain-of-two obtained by voltage sum instead of charge redistribution, and current-mode reference shifting instead of voltage reference shifting. Together, these techniques allow enhancing the area and power efficiency of the main building blocks of a multiplying digital-to-analog converter (MDAC) based stage, namely, the flash quantizer, the amplifier, and the switched capacitor network of the MDAC. Complementing the theoretical analyses of the various techniques, a power efficient operational transconductance amplifier is implemented and experimentally characterized. Furthermore, a medium-low resolution reference-free high-speed time-interleaved pipeline ADC employing all mentioned design techniques and circuits is presented, implemented and experimentally characterized. This ADC is said to be reference-free because it precludes any reference voltage, therefore saving power and area, as reference circuits are not necessary. Experimental results demonstrate the potential of the techniques which enabled the implementation of area and power efficient circuits."--pub. desc.
Annotation This book shows that digitally assisted analog to digital converters are not the only way to cope with poor analog performance caused by technology scaling. It describes various analog design techniques that enhance the area and power efficiency without employing any type of digital calibration circuitry. These techniques consist of self-biasing for PVT enhancement, inverter-based design for improved speed/power ratio, gain-of-two obtained by voltage sum instead of charge redistribution, and current-mode reference shifting instead of voltage reference shifting. Together, these techniques allow enhancing the area and power efficiency of the main building blocks of a multiplying digital-to-analog converter (MDAC) based stage, namely, the flash quantizer, the amplifier, and the switched capacitor network of the MDAC. Complementing the theoretical analyses of the various techniques, a power efficient operational transconductance amplifier is implemented and experimentally characterized. Furthermore, a medium-low resolution reference-free high-speed time-interleaved pipeline ADC employing all mentioned design techniques and circuits is presented, implemented and experimentally characterized. This ADC is said to be reference-free because it precludes any reference voltage, therefore saving power and area, as reference circuits are not necessary. Experimental results demonstrate the potential of the techniques which enabled the implementation of area and power efficient circuits.
Machine converted from non-AACR2, non-ISBD source record.
There are no comments on this title.