Logic design / editor-in-chief, Wai-Kai Chen.
Material type: TextSeries: Principles and applications in engineeringPublisher: Boca Raton, Fla. : CRC Press, [2003]Copyright date: ©2003Description: chapter pagings 1-6, 2-9, 3-11, 4-14, 5-9, 6-19, 7-6, 8-12, 9-9, 10-6, 11-7, 12-24, 13-13, 14-10, 15-11, 16-12, 17-7, 18-9, 19-5, 20-10, 21-5, 22-10, 23-3, 24-4, 25-5, 26-18, 27-18, 28-26; index i-14 : illustrations ; 27 cmContent type:- text
- unmediated
- volume
- 0849317347
- 9780849317347
- 621.395 21
- TK7868.L6 V63 2003
Item type | Current library | Call number | Copy number | Status | Date due | Barcode | |
---|---|---|---|---|---|---|---|
Book | City Campus City Campus Main Collection | 621.395 LOG (Browse shelf(Opens below)) | 1 | Available | A260134B |
Browsing City Campus shelves, Shelving location: City Campus Main Collection Close shelf browser (Hides shelf browser)
621.395 DUE ACCOMPANYING PART ( DISC ) Digital design with CPLD applications and VHDL / | 621.395 KIL Advanced FPGA design : architecture, implementation, and optimization / | 621.395 LIN Linear circuit design handbook / | 621.395 LOG Logic design / | 621.395 MAN Logic and computer design fundamentals / | 621.395 MAN Logic and computer design fundamentals / | 621.395 MOD Modern circuit placement : best practices and results / |
Includes bibliographical references and index.
1. Expressions of Logic Functions / Saburo Muroga -- 2. Basic Theory of Logic Functions / Saburo Muroga -- 3. Simplification of Logic Expressions / Saburo Muroga -- 4. Binary Decision Diagrams / Shin-ichi Minato and Saburo Muroga -- 5. Logic Synthesis with AND and OR Gates in Two Levels / Saburo Muroga -- 6. Sequential Networks / Saburo Muroga -- 7. Logic Synthesis with AND and OR Gates in Multi-levels / Yuichi Nakamura and Saburo Muroga -- 8. Logic Properties of Transistor Circuits / Saburo Muroga -- 9. Logic Synthesis with NAND (or NOR) Gates in Multi-levels / Saburo Muroga -- 10. Logic Synthesis with a Minimum Number of Negative Gates / Saburo Muroga -- 11. Logic Synthesizer with Optimizations in Two Phases / Ko Yoshikawa and Saburo Muroga -- 12. Logic Synthesizer by the Transduction Method / Saburo Muroga -- 13. Emitter-Coupled Logic / Saburo Muroga -- 14. CMOS / Saburo Muroga -- 15. Pass Transistors / Kazuo Yano and Saburo Muroga -- 16. Adders / Naofumi Takagi, Haruyuki Tago, Charles R. Baugh and Saburo Muroga -- 17. Multipliers / Naofumi Takagi, Charles R. Baugh and Saburo Muroga -- 18. Dividers / Naofumi Takagi and Saburo Muroga -- 19. Full-Custom and Semi-Custom Design / Saburo Muroga -- 20. Programmable Logic Devices / Saburo Muroga -- 21. Gate Arrays / Saburo Muroga -- 22. Field-Programmable Gate Arrays / Saburo Muroga -- 23. Cell-Library Design Approach / Saburo Muroga -- 24. Comparison of Different Design Approaches / Saburo Muroga -- 25. Materials / Stephen I. Long -- 26. Compound Semiconductor Devices for Digital Circuits / Donald B. Estreich -- 27. Logic Design Principles and Examples / Stephen I. Long -- 28. Logic Design Examples / Charles E. Chang, Meera Venkataraman and Stephen I. Long.
Machine converted from AACR2 source record.
There are no comments on this title.