Functional verification of programmable embedded architectures : a top-down approach /

Mishra, Prabhat, 1973-

Functional verification of programmable embedded architectures : a top-down approach / Prabhat Mishra, Nikil D. Dutt. - xviii, 180 pages : illustrations ; 24 cm

Includes bibliographical references and index.

Introduction -- Architecture specification -- Validation of specification -- Executable model generation -- Design validation -- Functional test generation -- Conclusions -- Survey of contemporary ADLs -- Specification of DLX processor -- Interrupts & exceptions in ADL -- Validation of DLX specification -- Design space exploration. 1. 2. 3. 4. 5. 6. 7. App. A. App. B. App. C. App. D. App. E.

"Functional Verification of Programmable Embedded Architectures: A Top-Down Approach is designed for students, researchers, CAD tool developers, designers, and managers interested in the development of tools, techniques and methodologies for system-level design, microprocessor validation, design space exploration and functional verification of embedded systems."--BOOK JACKET.

0387261435 9780387261430

2005049799


Embedded computer systems--Testing
Computer architecture
Integrated circuits--Verification

TK7895.E42 / M57 2005

004.22

Powered by Koha